

ERRATA 6e (rev March 3 2018)

This errata corrects typographical oversights and errors, and HDL language syntax errors and adds clarification to the text for future printings.

Note: Compiled, downloadable versions of Verilog, SystemVerilog and VHDL code are available online at www.Pearson.com in the instructor resources. The insertions below reflect those changes to the extent they have been identified. We apologize for any inconvenience caused by remaining errors.

Key: The notation xLB denotes the xth line from the bottom of the page; the notation xLT denotes the xth line from the top of the page. Blank lines are not counted. Retain font unless indicated otherwise.

Copyright Page

In the citation of the cover photo, change Navaho to Navajo.

Chapter 1

p. 11 In the answer for Practice Exercise 1.3, change $1110\ 0001_2$ to $1000\ 0111_2$

p. 11 In the answer for Practice Exercise 1.4, change 702_8 to 207_8

p. 39 2LT Replace "Where the result ... minus sign." by the following text:

If the result of subtraction is negative, its decimal equivalent is formed by taking the 2s complement of the result and including a minus sign.